

CLAIMS

We I claim:

- 1 1. A method for fabricating at least one mesa or ridge structure in a layer or
2 layer sequence, in which sidewalls of the mesa or ridge structure are provided with a
3 coating applied after the uncovering thereof, having the following method steps:
 - 4 a) application of a sacrificial layer above the layer or layer sequence;
 - 5 b) application and patterning of a mask layer above the sacrificial layer for
6 definition of the mesa or ridge dimensions;
 - 7 c) partial removal of the sacrificial layer and of the layer or layer sequence, to
8 form the mesa or ridge structure in the layer or layer sequence;
 - 9 d) selective removal of a part of the sacrificial layer from the side areas
10 thereof which have been uncovered in step c), so that a sacrificial layer remains which
11 is narrower in comparison with a layer that has remained above the sacrificial layer as
12 seen from the layer or layer sequence;
 - 13 e) application of the coating at least to the sidewalls of the structure
14 produced in steps a) to d) so that the side areas of the residual sacrificial layer are not
15 completely overformed by the coating material; and
 - 16 f) at least partial removal of the sacrificial layer, so that the layer that has
17 remained above the sacrificial layer as seen from the layer or layer sequence is lifted
18 off.

2. The method as claimed in claim 1, in which, in step f), the sacrificial layer is removed completely, to produce a window toward the layer or layer sequence in the coating.

3. The method as claimed in claim 2, in which an electrical connection metallization is applied to the layer or layer sequence in the window.

4. A method for fabricating at least one ridge waveguide laser diode chip based on $\text{In}_x\text{Al}_y\text{Ga}_{1-x-y}\text{N}$ where $0 \leq x \leq 1$, $0 \leq y \leq 1$ and $x+y \leq 1$, in which the geometrical ridge waveguide structure is fabricated by means of a method as claimed in claim 1.

5. The method as claimed in claim 4, in which the width of the ridge waveguide structure is less than or equal to $2 \mu\text{m}$.

6. The method as claimed in claim 4, in which, in step c), the facets of the laser diode chip are produced by means of dry etching and the coating contains a reflective or antireflective layer system.

7. A method for fabricating at least one light-emitting diode chip with coating of the side areas of the radiation-generating layer sequence, in which the geometrical structure of the radiation-generating layer sequence and the coating are produced by means of a method as claimed in claim 1.

1 8. The method as claimed in claim 7, in which an edge length of the light-
2 emitting diode chip is less than or equal to 2 μm .

1 9. A method for fabricating at least one gain-controlled laser diode in a layer
2 sequence, in particular based on $\text{In}_x\text{Al}_y\text{Ga}_{1-x-y}\text{N}$ where $0 \leq x \leq 1$, $0 \leq y \leq 1$ and $x+y \leq 1$,
3 having the following method steps:

4 a) application of a sacrificial layer above the layer sequence;
5 b) application and patterning of a mask layer above the sacrificial layer;
6 c) partial removal of the sacrificial layer in the regions not covered by the
7 mask layer;

8 d) selective removal of a part of the sacrificial layer from the side areas
9 thereof which have been uncovered in step c), so that a sacrificial layer remains which
10 is narrower in comparison with a layer that has remained above the sacrificial layer as
11 seen from the layer sequence, which narrower sacrificial layer defines the electrically
12 pumped region of the laser diode;

13 e) application of a coating at least to the sidewalls of the structure produced
14 in steps a) to d) so that the side areas of the residual sacrificial layer are not completely
15 overformed by the coating material; and

16 f) at least partial removal of the sacrificial layer, so that the layer that has
17 remained above the sacrificial layer as seen from the layer or layer sequence is lifted
18 off.

1 10. The method as claimed in claim 9, in which the width of the pumped
2 region is less than or equal to 2 μm .

1 11. The method as claimed in claim 9, in which, in step f), the sacrificial layer
2 is removed completely, so that a window toward the layer sequence is produced in the
3 coating.

1 12. The method as claimed in claim 11, in which an electrical connection
2 metallization is applied to the layer sequence in the window.

1 13. The method as claimed in claim 9, in which the sacrificial layer comprises
2 a metal, a dielectric, a polymer, an epitaxially grown material or a combination of these
3 materials.

1 14. The method as claimed in claim 9, in which step b) effects the application
2 and patterning of a first mask layer above the sacrificial layer and a second mask layer
3 above the first mask layer.

1 15. The method as claimed in claim 9, in which a covering layer is applied
2 before the application of the mask layer above the sacrificial layer.

1 16. The method as claimed in claim 10, in which the width of the ridge
2 waveguide structure, the edge length or, respectively, the width of the pumped region is
3 less than or equal to 1.5 μm .

1 17. The method as claimed in claim 1, in which the sacrificial layer comprises
2 a metal, a dielectric, a polymer, an epitaxially grown material or a combination of these
3 materials.

1 18. The method as claimed in claim 1, in which step b) effects the application
2 and patterning of a first mask layer above the sacrificial layer and a second mask layer
3 above the first mask layer.

1 19. The method as claimed in claim 1, in which a covering layer is applied
2 before the application of the mask layer above the sacrificial layer.

1 20. The method as claimed in claim 4, in which the width of the ridge
2 waveguide structure, the edge length or, respectively, the width of the pumped region is
3 less than or equal to 1.5 μm .

1 21. The method as claimed in claim 8, in which the width of the ridge
2 waveguide structure, the edge length or, respectively, the width of the pumped region is
3 less than or equal to 1.5 μm .

1 22. The method of claim 1, wherein said partial removal of the sacrificial layer
2 is done by anisotropic etching.

1 23. The method of claim 9, wherein said partial removal of the sacrificial layer
2 is done by anisotropic etching.